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Abstract
We study a new placement problem: the reproduc-
ing placement problem (RPP). In each phase a mod-
ule (or gate) is decomposed into two (or more) sim-
pler modules. The goal is nd a \good" placement in
each phase. The problem, being iterative in nature, re-
quires an iterative algorithm. The problem nds appli-
cations in several gate-level placement problems, e.g.,
in layout-driven logic synthesis.
We introduce the notion of minimum oating
Steiner trees (MFST). We employ an MFST algorithm
as a central step in solving the RPP. A Hanan-like
theorem is established for the MFST problem and two
approximation algorithms are proposed. Experiments
on commonly employed benchmarks verify the eec-
tiveness of the proposed technique.
1 Introduction
Placement is the problem of nding good locations
for modules in a given circuit. Earlier approaches, ad-
hoc in nature, served as a foundation for systematic
approaches to the problem and resulted in coherent
theories. Despite invaluable contributions a number
of placement problems are not completely understood,
especially variations dictated by present day technol-
ogy. Here we study one such problem most suitable
for gate-level placement.
The problem under investigation is called the re-
producing placement problem, or, RPP. The input is
a circuit consisting of an initial set of modules and
a collection of multi-terminal nets. In each phase, in
the placement process, a module may decompose into
two (or more) smaller modules; we say the module is
reproduced. As a result, the set of nets are also chang-
ing in each stage. Our goal is minimizing the total
length of nets in each phase. As our emphasis is at the
gate level, we shall use the terms modules and gates
interchangeably. The reproducing placement problem
serves as:
 A guide in a layout-driven logic synthesis
algorithm,
 A hierarchical stand-alone placement algo-
rithm,
 A pre-processor or a post-processor for
other placement algorithms.
We will elaborate on one of the applications of RPP
in later sections.
A number of eective placement algorithms have
been proposed (see [SM91] for a survey). The RPP re-
quires an iterative algorithm|a constructive method
is time consuming and cannot utilize the placements
obtained in previous phases. Existing iterative tech-
niques are not suitable for our applications. They ei-
ther view the problem locally or simplify the problem's
objective (e.g., aim to minimize the total length of the
bounding boxes of the nets instead of minimizing the
actual lengths) to an extend where the quality of the
result is sacriced. Our experimental results verify
that.
An instance of the minimum oating Steiner tree
(MFST) problem consists of a set of gates and a col-
lection of multi-terminal nets. The positions of all
gates, called xed gates, are known; except one gate,
called the oating gate. The oating gate is incident
to more than one net (typically, 3-8 nets in the layout-
driven logic synthesis application, and 4-30 nets in the
hierarchical placement application). The goal is to
place the oating gate as to minimize the total wire
length of all incident nets. We shall use the oat-
ing Steiner tree problem as a tool to solve an arbi-
trary instance of the RPP. An instance of the oat-
ing Steiner tree problem is shown in Figure 1a, where
gate(m) is the oating gate. Outputs of gate(m) are
gate(O1), gate(O2), gate(O3), its inputs are gate(I1)
and gate(I2). There are three nets (one net shown
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Figure 1: (a) An instance of the MFST problem. (b)
A mass-center tree. (c) A oating Steiner tree.
with solid, one with dashed, and the last one with
dotted lines). We have to place gate(m) as to mini-
mize the total (Steiner) length of the nets incident on
the gate (i.e., total length of the three nets).
In the applications we are considering, gates are
small enough that we view them as points (i.e., they
occupy zero area). Here, all distances are measured in
L1 or rectilinear metric. Notice that the MFST prob-
lem is completely dierent from the one Steiner point
problem [GP87, KR92], for in the MFST problem we
deal with multiple nets simultaneously.
The next section formalizes the RPP, proposes an
algorithm for it, and then, elaborates on one of its ap-
plications. Section 3 formalizes the MFST problem.
A Hanan-like theorem is established. Two approx-
imation algorithms with dierent performances and
running times are proposed. Section 4 presents exper-
imental results. The last section is devoted to conclu-
sion.
2 An RPP Algorithm and an Applica-
tion
We rst formalize the reproducing placement prob-
lem and then propose an algorithm for solving it. Ap-
plications of the proposed technique to one problem
will be discussed.
In Phase 0, we are given a circuit C0 = (G0; N0),
consisting of a set G0 of gates and a collection N0 of
multiterminal nets, where each net species a subset of
terminals to be interconnected, that is, N0  2G0 . In
Phase i, Ci 1 is transformed into Ci by reproduction
of one gate gj 2 Gi 1 into a collection of gates (gj
is determined in this phase). The placements of Ci 1
and Ci dier only in gj and the gates reproduced from
gj. There are a total of  + 1 phases. Our goal is
to nd a placement of C0; C1; : : : ; C minimizing the
total length of each circuit Ci, given the placement of
Ci 1.
First, we place C0 using a traditional placement
algorithm. In our placement algorithm we solve each
phase considering the previous phase and independent
of future phases: in most of our application we do not
know which gates will be reproduced. The algorithm
we propose is summarized as follows. In Phase i, we
consider gate gj that was just reproduced to form a
collection of gates g1j ; : : : ; g
m
j . We place gates g
k
j , 1 
k  m, while maintaining the location of other gates
(that were placed in previous phases). Placement of
each gate gkj is formulated as a MFST problem, to be
discussed in the next section.
Next, we discuss one of the applications of the RPP.
We should again emphasize that the following tech-
niques are applicable to gate-level circuits (we have
not studied their application to other classes of de-
signs yet).
 Layout-driven logic synthesis: We consider
logic synthesis and physical design simultane-
ously. Several algorithms have been proposed
[LPP93, PB91, CCMS93] on this topic. The main
idea is to simultaneously and iteratively \factor"
the given Boolean function(s) and obtain an ap-
proximate placement. In each phase a function is
partitioned into simpler functions, and gates re-
alizing the simpler functions are properly placed.
[PB91] employed a center-of-mass approach to
place a gate: each gate is placed at the center-
of-mass of all nets interconnecting it. Figure 1b
shows a placement of the circuit in Figure 1a.
The center-of-mass approach results in a place-
ment with total length 1167, whereas the oating
Steiner tree approach produces a placement with
total length 1102, shown in Figure 1c. The RPP
in connection with a logic factorization procedure
can form an eective layout-driven logic synthesis
paradigm. (See experimental results.)
Since the MFST problem is a fundamental aspect of
the RPP, we shall elaborate on it in the next section.
3 Minimum Floating Steiner Tree
Problem
In this section, the minimum oating Steiner tree
(MFST) problem is formulated. A \multiple" Hanan
grid is introduced. As a basis for understanding the
MFST problem, we introduce the minimum oating
spanning tree problem. Then two approximation al-
gorithms are described.
MFST Problem:
Input: A collection of sets of xed nodes
ffP11; P12; :::; P1i1g; fP21; P22; :::; P2i2g;
:::; fPm1; Pm2; :::; Pmimgg, where m is
the number of nets, and ij is the number
of xed nodes in net j. Fixed nodes
within the same set belong to the same
net.
Output: The position of a new node, oating node
P , along with the layout of all nets.
The goal is to minimize the total wire length.
By passing a horizontal and a vertical line through
each xed node, we obtain a so-called multiple Hanan
grid. Intersections of the lines dene the grid points.
Line segments connecting adjacent points are the grid
edges.
The minimum oating spanning tree (MFSPT)
problem is closely related to the MFST problem. The
MFSPT problem diers the MFST problem by con-
structing each net as a minimumspanning tree instead
of a Steiner tree and minimizing the total minimum
spanning tree length instead of the total wire length.
Three theorems are introduced next.
Theorem 1 There exists an optimal solution with the
position of the oating node at one of the multiple
Hanan grid points.
Theorem 1 implies that for our purpose we only
need to consider a set of grid points. The next theorem
shows the problem is still hard.
Theorem 2 The minimum oating Steiner tree prob-
lem is NP-hard.
The following theorem provides a tool for solving
the MFST problem.
Theorem 3 A minimum oating spanning tree is a
3
2
-approximation of the minimum oating Steiner tree
problem.




-approximation algorithm is outlined as follows:
First, we arbitrarily choose one xed node from each
net. A connection with minimum length is created
based on the chosen nodes. Then, a minimum span-
ning tree is created for each net.
The other algorithm, constructing a MFSPT, is a 3
2
-
approximation, as shown in Theorem 3. The basic idea
is as follows: Considering each multiple grid point,
we need to consider no more than 8 (xed) neigh-
bors of it. This limited number 8 is a consequence
of Dirichlet partition [GP87, KR92]. An existing min-
imum spanning tree will be updated in constant time
provided that O(k2) preprocession time is spent for
each net, where k is the number of xed nodes for
that particular net (k  n). Then, for each (oating)
node under consideration we obtain a (total length)
cost. There are n2 multiple grid points, each needs
m updated minimum spanning trees, and the prepro-
cession time is also O(mn2). Therefore, we obtain a
3
2
-approximation algorithm running in O(mn2) time.
4 Experimental Results
We have two types of experiments. The rst consid-
ers placement of a single oating gate, and the second
considers layout-driven logic synthesis.
In the rst experiment, a collection of small circuits
with 9 to 64 nodes are randomly generated. There is
one oating node in each circuit and the goal is to
nd the best location for it. We have implemented
two algorithms: The mass center approach proposed
in [PB91] and the MFSPT based algorithm proposed
in this paper. The cost of the nal set of Steiner
trees is approximated by the cost of the correspond-
ing minimum-spanning trees. We have found that
the MFSPT based approach produces better results
as compared with the the mass center approach in ev-
ery case. The average improvement is 1.7%.
In the second class of experiments, two layout-
driven logic synthesis algorithms are compared. The
rst one is base on the MFSPT (as described in the
paper) and the second one is based on the mass cen-
ter trees (as described in [PB91]). For fair compari-
son, we have used the same logic factorization algo-
rithm (SIS|a CAD tool from UC, Berkley) in both
algorithms. Input and output pads are xed on the
boundary, while the gates can be placed anywhere to
reduce the total length. The results of MCNC bench-
marks are summarized in Table 1. The third column
shows the results without length minimization. The
fourth column shows the results of mass center ap-
proach, and the last column demonstrates the results
of the MFSPT algorithm.
Two examples are shown in Figures 2, 3. In Fig-
ure 2, the circuit is a small one generated by us (it is
actually a subcircuit of benchmark misex1). Figure 3
shows the results of circuit z4ml. Each vertex shown
is either an AND or an OR gate.
5 Conclusion
We formulated a new placement problem that nd
applications, for example, in layout-driven logic syn-
thesis. As a basis for solving the problem we stud-
ied the minimum oating Steiner tree (MFST) prob-
lem and proposed two approximation algorithms with
provable bounds. An extension of the MFST problem,
called the minimum oating tree problem, has also
been studied. By decomposing trees to non-crossing
segments, we generalized the idea of Dirichlet parti-
tion from nodes to line segments.
Experimental results show that the new formula-
tion produces results better than previously proposed
technique (of [PB91]).
Currently we are studying the possibility of incor-
porating other objective functions in the above frame-
work, in particular, timing and low-power issues. To
address timing-driven designs we are considering to
incorporate (a generalization of) the algorithm pro-
posed in [CKR+92]. To address power consumption,
in the above formulation, active nets (i.e, nets with
high transition density) are assigned large weights.
Then, our goal is to minimize a weighted length of the
nets. Thus, to address this problem we need to under-
stand weighted oating Steiner trees (by generalizing
the concept of weighted Steiner trees introduced in
[CWS92]).
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misex1 51 620 483 465
z4ml 87 950 855 792
misex2 100 1255 995 946
count 146 1773 1552 1502
5xp1 159 1917 1611 1574
b9 159 1924 1582 1555
9symml 165 1977 1682 1659
apex7 228 2713 2474 2336
9sym 251 3096 2660 2627
rd73 277 3384 2896 2825
alu2 282 3466 2973 2911
C880 362 4453 3995 3868
C499 411 5079 4678 4543
Improvement 14.1% 16.9%
Table 1: Results of the benchmark circuits.
(a) (b) (c)
Figure 2: (a) An initial layout of the small circuit. (b)
The layout after we apply the mass center approach.
(c) The layout after we apply the MFSPT based algo-
rithm.
(a) (b) (c)
Figure 3: (a) An initial layout of circuit z4ml. (b)
The layout after we apply the mass center approach.
(c) The layout after we apply the MFSPT based algo-
rithm.
